Dictionary:Half adder

From SEG Wiki
Jump to navigation Jump to search
ADVERTISEMENT
Other languages:


{{#category_index:H|half adder}} A circuit with two inputs (A and B) and two outputs, sum and carry (S and C). Its truth table is:

C is an AND gate and S is an EXCEPT gate. See gate.


External links

find literature about
Half adder
SEG button search.png Datapages button.png GeoScienceWorld button.png OnePetro button.png Schlumberger button.png Google button.png AGI button.png