Dictionary:Cycle stealing

From SEG Wiki
Jump to navigation Jump to search
ADVERTISEMENT
Other languages:


{{#category_index:C|cycle stealing}} A characteristic of direct memory access devices. An input/output (I/O) device can delay CPU use of the I/O bus for one or more cycles while it accesses memory.