Dictionary:Half adder

From SEG Wiki
Revision as of 16:19, 22 July 2017 by Covarj (talk | contribs) (Marked this version for translation)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Other languages:
English • ‎español

A circuit with two inputs (A and B) and two outputs, sum and carry (S and C). Its truth table is:

C is an AND gate and S is an EXCEPT gate. See gate.

External links

find literature about
Half adder
SEG button search.png Datapages button.png GeoScienceWorld button.png OnePetro button.png Schlumberger button.png Google button.png AGI button.png