Dictionary:Cycle stealing

From SEG Wiki
Revision as of 20:34, 22 March 2018 by JuanSEG (talk | contribs) (Marked this version for translation)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Other languages:
English • ‎español

A characteristic of direct memory access devices. An input/output (I/O) device can delay CPU use of the I/O bus for one or more cycles while it accesses memory.